


Hellcat 13 Schematics

Tiger Lake - U/ LPPDR4X


2020-08-04
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed



<Variant Name>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size A3	Document Number Hellcat 13" TGL	Rev A00
Date: Wednesday, August 05, 2020	Sheet 1	of 105

Hellcat 13 CPU 15W Block Diagram


Project code: 4PD0LB010001
PCB P/N: 19827
Revision: A00




Follow Hellcat15 Upsell TGL





CATERR# Signal needs a 1Kohms Pull up resistor to VCCST domain. PDG (excel sheet) need to update correct value from 49.9 Ohms to 1K Ohms) [WW37 MOW]











Follow Nakia Shuri N7


20191128 (EVT)
Modify

Follow Hellcat15 Upsell TGL





Follow Hellcat15 Upsell TGL



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: (DEFAULT) NORMAL OPERATION; 0: LANE REVERSAL
DISPLAY PORT PRESENCE STRAP	
CFG4	0: ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT 1: DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT
PCIe PORT1 BIFUNCTION STRAPS	
CFG[6:5]	11: DEVICE1 FUNCTION1, DEVICE1 FUNCTION2 DISABLED 10: DEVICE1 FUNCTION1 ENABLED, DEVICE1 FUNCTION2 DISABLED 01: DEVICE1 FUNCTION1 DISABLED, DEVICE1 FUNCTION2 ENABLED 00: DEVICE1 FUNCTION1 ENABLED, DEVICE1 FUNCTION2 ENABLED




CFG	Description	Termination	Resistor
	Operation; No stall. - 0 = Stall		
CFG[0]	RSVD	None	
CFG[1]	RSVD	Pull-up to VCCIO	1K ohm
CFG[2]	RSVD	Pull-up to VCCIO	1K ohm
CFG[3]	RSVD	Pull-up to VCCIO	1K ohm
CFG[4]	eDP enable Strap: - 1 = Disabled. - 0 = Enabled.	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[6:5]	RSVD	None	
CFG[7]	PEG deferred link training	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[8]	RSVD	None	
CFG[11:9]	RSVD	Pull-up to VCCIO	1K ohm
CFG[13:12]	RSVD	None	
CFG[14]	PEG60 Lane Reversal: - 1 (Default) Normal - 0 - Reversed	Pull-up to VCCIO / Pull-down- Platform design dependent	1K ohm
CFG[17:15]	RSVD	None	

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (CFG/IST)		
Size A3	Document Number Hellcat 13" TGL	Rev A00
Date: Wednesday, August 05, 2020 Sheet 6 of 105		

Follow Hellcat15 Upsell TGL




```
20200218(DVT1)
Change R701 to 56.2 ohm
Reverse R707
```


Layout note:
3.Length matchin 25mil, and close SOC in 2inch "

Layout Note:

1. Place close to CPU within 2"
2. VCC_SENSE/ VSS_SENSE
impedance=50 ohm
3. Length match<25mil



20191203 (EV)
Follow Nakia shuri N7



<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (VCCIN/VID)
-------	------------------------

Size A4	Document Number <i>Hellicat 13" TGL</i>	Rev A00
-------------------	---	-------------------

Date: Wednesday, August 05, 2020 Sheet 7 of 105

Follow Hellcat15 Upsell TGL



Lack of VCCPLL_OC / VCC1P8A / VCCPLL

<Core Design>

DELL Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VDDQ/VCCST/VCCSTG)**

Size A4 Document Number **Hellcat 13" TGL** Rev **A00**

Date: Wednesday, August 05, 2020 Sheet 8 of 105

Follow Hellcat15 Upsell TGL



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)Size
A4

Document Number

Hellcat 13" TGL



Rev
A00**A00**

Date: Wednesday, August 05, 2020

Sheet 9 of




105

Main Func = CPU Follow Hellcat15 Upsell TGL




<Core Design>


Follow Hellcat15 Upsell TGL




PLACE on CPU Same Side



EMC CAPS - PLACE <4mm FROM SOC VDDQ,
WITH EACH PAIR <12mm APART



PLACE on BACK SIDE



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power Cap2)Size
A4

Document Number

Hellcat 13" TGL

Rev
A00


Date: Wednesday, August 05, 2020

Sheet 11 of 105

BOM chan
15NY1\$AA
K7HT2\$AA





Layout Note:Place as pic...



Follow Nakia Shuri N7


DQS_B swizzling map:




For 4PCS RAM place

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge	24x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDDQ	4 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute	5x 10 μ F (0603)

Layout Note: Place as pic..





<Core Design>



Wistron Corporation



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ***DDR (RSVD) (DDR4-CHA1)***

Size A4	Document Number <i>Hellcat 13" TGL</i>	Rev A00
-------------------	--	-------------------

Date: Wednesday, August 05, 2020 Sheet 14 of 105

	High	ESPT Disable	Disable	Enable	19.2MHz CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Disable	OVERRIDE	INTEGRATED CNVT DTSABLE
	Low	Enable =default=	Enable	Disable	38.4MHz CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDE	INTEGRATED CNVT ENABLE
GPIO	TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	A0		GPP_E10	GPP_E11
Schematic	<div>E19<div>303V_S5</div><div>=NO INTERNAL=</div><div><div>R1518</div><div>DY</div><div><div>HK7R2J-L2-GP</div><div>TBT_LSX0_RXD</div><div>sky 0329</div><div>R1521</div><div>20KR2J-L2-GP</div></div></div></div>	<div>E21<div>303V_S5</div><div>=NO INTERNAL=</div><div><div>R1519</div><div>DY</div><div><div>HK7R2J-L2-GP</div><div>GPIO_021</div><div>sky 0329</div><div>R1522</div><div>20KR2J-L2-GP</div></div></div></div>	<div>D10<div>303V_S5</div><div>=NO INTERNAL=</div><div><div>R1520</div><div>DY</div><div><div>HK7R2J-L2-GP</div><div>GPIO_010</div><div>sky 0329</div><div>R1523</div><div>20KR2J-L2-GP</div></div></div></div>	<div>D12<div>303V_S5</div><div>=NO INTERNAL=</div><div><div>R1524</div><div>DY</div><div><div>HK7R2J-L2-GP</div><div>GPIO_012</div><div>sky 0329</div><div>R1525</div><div>20KR2J-L2-GP</div></div></div></div>	<div>303V_S5</div> <div>=NO INTERNAL=</div> <div><div>R1526</div><div>DY</div><div><div>100KR2J-L2-GP</div><div>SPI_HOLD_ROM</div><div>Close to U2501</div><div>R1527</div><div>100KR2J-L2-GP</div></div></div>	<div>1005V_S5_OUT</div> <div>=20K PU=</div> <div><div>R1528</div><div>DY</div><div><div>1KR2F-3-GP</div><div>DBG_PMODE</div></div></div> <div>20191204 (EVT) Always stuff Follow Nakia</div>	<div>1005V_S5</div> <div><div>R1531</div><div>20KR2J-L2-GP</div><div>GPP_E10</div></div>	<div>1005V_S5</div> <div><div>R1530</div><div>20KR2J-L2-GP</div><div>GPP_E11</div></div>
	High	3.3V	3.3V	3.3V	3.3V	Disable	DEXTENSION DISABLED (DEFAULT)	
	Low	1.8V	1.8V	1.8V	1.8V	Enable	DEXTENSION ENABLED	

GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT LSX #0
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PD 20K	BOOT HALT HIGH - DISABLED LOW - ENABLED NO INTERNAL PUPD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PUPD	CPUNSSC CLOCK FREQ HIGH: 19.2MHz CLOCK FROM DIVIDER (DERIVED FROM 38.4MHz CRYSTAL) LOW: 38.4MHz CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PD 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PU/PD	FLASH DESCRIPTOR SECURITY OVERRIDE HIGH: OVERRIDEN LOW: SECURITY MEASURES NOT OVERRIDEN WEAK INTERNAL PD 20K	M.2 CNVI MODES LOW< INTEGRATED CNVI ENABLE HIGH> INTEGRATED CNVI DISABLE NO INTERNAL PUPD	TBT LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD
TBT LSX #1	TBT LSX #2	TBT LSX #3	A0	GPP_E10	GPP_E11		
TBT LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	TBT LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PUPD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PUPD				

<div style="text-align: center;">  Wistron Corporation 21F, 8th, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>			
<div style="text-align: center;"> CPU (STRAP) </div>			
Size A2	Document Number	Rev	
	Helicat 13" TGL	A00	
Date:	Wednesday, August 05, 2020	Sheet	15 of 106

M.2 SSD

SSD_PCIE_TX_P3
SSD_PCIE_TX_N3
SSD_PCIE_RX_P3
SSD_PCIE_RX_N3

SSD_PCIE_TX_P2
SSD_PCIE_TX_N2
SSD_PCIE_RX_P2
SSD_PCIE_RX_N2

SSD_PCIE_TX_P1
SSD_PCIE_TX_N1
SSD_PCIE_RX_P1
SSD_PCIE_RX_N1

SSD_SATA_TX_P
SSD_SATA_TX_N
SSD_SATA_RX_P
SSD_SATA_RX_N

M2_PDET1
M2_DEVSLP1

USB1

USB3.2 Type-A Port1 (MB)

USB2

USB3.2 Type-A Port2 (IO)

USB2_USB31_TX_P
USB2_USB31_TX_N
USB2_USB31_RX_P
USB2_USB31_RX_N

USB2_USB20_P
USB2_USB20_N
USB_OC0#
USB_OC1#

Card Reader

CARD1_USB20_P
CARD1_USB20_N

Camera

CCD_USB20_P
CCD_USB20_N

Finger Print

FP1_USB20_N
FP1_USB20_P

TBT

USB4_USB20_P
USB4_USB20_N
TBT_FORCE_PWR#

BT

WLAN

WLAN_RF_DIS#

PD

PCH_TBT_PERST#

MM

DUAL_BOOT_EVENT#

Follow Hellicat15 Upsell TGL

M.2 SSD

SSD_SATA_TX_P BT7
SSD_SATA_TX_N BT8
SSD_SATA_RX_P CE2
SSD_SATA_RX_N CE1
SSD_PCIE_TX_P1 BT9
SSD_PCIE_TX_N1 BV9
SSD_PCIE_RX_P1 CF4
SSD_PCIE_RX_N1 CF3
SSD_PCIE_TX_P2 BV7
SSD_PCIE_TX_N2 BV8
SSD_PCIE_RX_P2 CE2
SSD_PCIE_RX_N2 CE1
SSD_PCIE_TX_P3 BY7
SSD_PCIE_TX_N3 BV8
SSD_PCIE_RX_P3 CE2
SSD_PCIE_RX_N3 CE1

PCIE12_TXP/SATA1_TXN
PCIE12_RXP/SATA1_RXN
PCIE12_RXN/SATA1_RXN
PCIE11_TXP/SATA0_TXP
PCIE11_TXN/SATA0_TXN
PCIE11_RXP/SATA0_RXP
PCIE11_RXN/SATA0_RXN
PCIE10_TXP
PCIE10_TXN
PCIE10_RXP
PCIE10_RXN
PCIE9_TXP
PCIE9_TXN
PCIE9_RXP
PCIE9_RXN

PCIE8_TXP
PCIE8_TXN
PCIE8_RXP
PCIE8_RXN
PCIE7_TXP
PCIE7_TXN
PCIE7_RXP
PCIE7_RXN
PCIE6_TXP
PCIE6_TXN
PCIE6_RXP
PCIE6_RXN
PCIE5_TXP
PCIE5_TXN
PCIE5_RXP
PCIE5_RXN

PCIE4_TXP/USB31_4_TXP
PCIE4_TXN/USB31_4_TXN
PCIE4_RXP/USB31_4_RXP
PCIE4_RXN/USB31_4_RXN
PCIE3_TXP/USB31_3_TXP
PCIE3_TXN/USB31_3_TXN
PCIE3_RXP/USB31_3_RXP
PCIE3_RXN/USB31_3_RXN

PCIE2_TXP/USB31_2_TXP
PCIE2_TXN/USB31_2_TXN
PCIE2_RXP/USB31_2_RXP
PCIE2_RXN/USB31_2_RXN
PCIE1_TXP/USB31_1_TXP
PCIE1_TXN/USB31_1_TXN
PCIE1_RXP/USB31_1_RXP
PCIE1_RXN/USB31_1_RXN

USB2_IO

USB2_USB31_TX_P CW8
USB2_USB31_TX_N CW7
USB2_USB31_RX_P G19
USB2_USB31_RX_N G14
PCIE2_TXP/USB31_2_TXP
PCIE2_TXN/USB31_2_TXN
PCIE2_RXP/USB31_2_RXP
PCIE2_RXN/USB31_2_RXN

TGL-U-1-GP-U2
ZZ.00CPU.481

CPU1H

PCIE4_TX_P3
PCIE4_TX_N3
PCIE4_RX_P3
PCIE4_RX_N3
PCIE4_TX_P2
PCIE4_TX_N2
PCIE4_RX_P2
PCIE4_RX_N2
PCIE4_TX_P1
PCIE4_TX_N1
PCIE4_RX_P1
PCIE4_RX_N1
PCIE4_TX_P0
PCIE4_TX_N0
PCIE4_RX_P0
PCIE4_RX_N0

PCIE4_RCOMP_P
PCIE4_RCOMP_N

TGL-U-1-GP-U2
ZZ.00CPU.481

PCIE4_RCOMP resistor should be stuffed
Even if PCIE4 not used.

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21

8 OF 21


8 OF 21

8 OF 21

8 OF 21

8 OF 21

20191217 (EVT)
Follow Intel check list



20191204 (EVT)
CNVi only, remove USB2.0 BT

Card Reader

Camera

Finger Print

TBT

USB2_IO

20191218 (EVT)
Add for Intel debug used

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

20191224 (EVT)
bell request reserve

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (PCIE/SATA/USB)**


Size A2 Document Number **Hellicat 13" TGL** Rev **A00**

Date: Wednesday, August 05, 2020 Sheet 18 of 106


Follow Hellcat15 Upsell TGL

61.63.71	PCH_PLTRST#	<<<
40.53.55	SIO_SLP_S3#	<<<
40.92	SIO_SLP_S4#	<<<
24.25.45	3V_5V_PWRGD	>>>
24	SIO_PWRBTN#	>>>
24.64	PCH_RSMRST#	>>>
24.26	IMVP_VR_ON	>>>
24	SYS_PWROK	>>>
40.61	SIO_SLP_SUS#	<<<
40	VCCST_OVERRIDE	<<<
40	CPU_C10_GATE#	<<<
72	TBT_PD_ALERT#	<<<
43.44	AC_IN#	>>>
24.40.44.46	ALL_SYS_PWRGD	>>>
44.46	PWR_IMVP_PWRGD	<<<
24	PCH_DPWRK	<<<
24	EC_PCH_SPL_EN	>>>
16.71	PCH_TBT_PERST#	>>>
40.50	VCCIN_AUX_PWRGD	>>>

Check with EC




20191204 (EVT)
DY D1704
Follow Nakia N7



20200102 (EVT)
Follow Intel CRB & checklist




20191217 (EVT)
Follow Mocking bird ICL modify




20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20191210 (EVT)
DY because R1726 stuff




20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20191210 (EVT)
DY because R1726 stuff




20200218 (DVT1)
Change PU to 3.3V_PRIM




20200416 (DVT2)
Follow Intel checklist



20200512 (DVT2)
Follow CY20 table




20191219 (EVT)
Follow Intel design



20191217 (EVT)
Follow Mocking bird ICL modify



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify




20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20200218 (DVT1)
Change PU to 3.3V_PRIM




20200416 (DVT2)
Follow Intel checklist



20200512 (DVT2)
Follow CY20 table




20191219 (EVT)
Follow Intel design



20191217 (EVT)
Follow Mocking bird ICL modify



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20200218 (DVT1)
Change PU to 3.3V_PRIM



20200416 (DVT2)
Follow Intel checklist



20200512 (DVT2)
Follow CY20 table



20191219 (EVT)
Follow Intel design



20191217 (EVT)
Follow Mocking bird ICL modify



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20191210 (EVT)
DY because R1726 stuff



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence



20200218 (DVT1)
Change PU to 3.3V_PRIM



20200416 (DVT2)
Follow Intel checklist



20200512 (DVT2)
Follow CY20 table




20191219 (EVT)
Follow Intel design



20191217 (EVT)
Follow Mocking bird ICL modify



20191213 (EVT)
Follow Mocking bird ICL modify



20200706 (PVT)
Fine tune to 330K
Watch Dog sequence




20191210 (EVT)
DY because R1726 stuff




20191213 (E

Follow Hellcat15 Upsell TGL




ZZ.00CPU.481

PROJECT_ID[3:2]	PROJECT_ID[1:0]	ID	Description	Setting	Mapping
PROJECT_ID3	PROJECT_ID2	11	Inspiron/Vostro	11	Inspiron
PROJECT_ID3	PROJECT_ID2	10	Vostro	10	Vostro
PROJECT_ID3	PROJECT_ID2	01	Latitude	01	Latitude
PROJECT_ID3	PROJECT_ID2	00	Reserved	00	N/A
PROJECT_ID3	PROJECT_ID2	11	3000 Series	11	3000 Series
PROJECT_ID3	PROJECT_ID2	10	5000 Series	10	5000 Series
PROJECT_ID3	PROJECT_ID2	01	7000 Series	01	7000 Series
PROJECT_ID3	PROJECT_ID2	00	N/A	00	N/A




CY19 Board ID Mapping table

ID	Description	Setting	Mapping
Board ID[2:1]	Board SKU ID	11	HCAT 13"
		10	N/A
		01	TGL-UP4
		00	TGL-UP3




ID	Description	Setting	Mapping
TBT_DET#	TBT function detected	1	no TBT
		0	Have TBT



CY19 VRAM ID Mapping table

ID	Description	Setting	Mapping
VRAM_ID[2:1]	dGPU VRAM size	11	UMA Board
		10	N/A
		01	DIS Board with 4GB VRAM
		00	DIS Board with 2GB VRAM







<Core Design>

[illegible]

Follow Nakia Shuri N7

ID	Description	Setting	Mapping
MEM_Speed SEL	Speed Configuration	1	3733MHz
		0	3200MHz




MEMORY




MEM_CONFIG Mapping table


ID	Description	Setting	Mapping
MEM_CONFIG[4:3]	On-board memory configuration for chip vendor	11	DIMM Design
		10	Micron
		01	Hynix
		00	Samsung
MEM_CONFIG[2:1]	On-board memory configuration for total memory size per channel	11	N/A
		10	16GB
		01	8GB
		00	4GB
MEM_CONFIG[0]	QDP/DDP Configuration	1	QDP
		0	DDP




CY19 Board ID Mapping table


ID	Description	Setting	Mapping
MEM_Die_CONFIG[1:0]	SDP/DDP/QDP/ODP Configuration	11	ODP
		10	QDP
		01	DDP
		00	SDP












#	BOARD_ID(GPI040)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
1	X00	100.0K (64.10005.60)	20.0K (64.10005.60)	3
2	X01	100.0K	17.0K (64.17005.60)	4
3	X02	100.0K	27.0K (64.27005.60)	5
4	X03(Reserved)	100.0K	37.4K (64.37405.60)	2,402
5	A00	100.0K	49.9K (64.49925.60)	2,201
6	A01	100.0K	64.9K (64.64925.60)	2,001
7	A02	100.0K	82.9K (64.82925.60)	1,809
8	A03	100.0K	107K (64.10735.60)	1,594
9	Reserved	100.0K	154K (64.15435.60)	1,290
10	Reserved	100.0K	200K (64.20035.60)	1,1
11	Reserved	100.0K	TBD	0.9
12	Reserved	100.0K	TBD	0.7
13	Reserved	100.0K	TBD	0.5



Main Func = SPI Flash

Follow Hellcat 13 CML



8M-byte	16M-byte	32M-byte
072.25Q64.0H01	072.25128.0B51	072.25256.0H01
072.25647.0000	072.25127.0B01	072.25256.0000
072.25B64.0C01	072.25128.0D61	072.25673.0A01

Main Func = RTC




Delivery Voltage 3.19V

RTC


29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.

Follow Hellcat 13 CML



Follow Hellcat 13 CML



5

4

3

2

1

D

D

C

C

(Blanking)

B

B

A

A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)		
Size	Document Number				Rev
A4	Hellcat 13" TGL				A00
Date: Wednesday, August 05, 2020		Sheet	28	of	105

5

4

3

2

1

Main Func = Audio

Follow Hellcat 13 CML

Layout Note:




Speaker trace width >40mil @ 2W4ohm speaker power

Speaker


RO13_20171002
follow ME connector list
SPK1

ACES-CON6-20-GP-U
20.F1639.006
2nd = 020.F1263.0006

CONN Pin	Net name
Pin1	SPK_L+_C
Pin2	SPK_L-_C
Pin3	SPK_R+_C
Pin4	SPK_R-_C
Pin5	GND
Pin6	SPK_DET#_CON




Follow Hellcat 13 CML



Delay circuit

(JACK_PLUG_DET: on IO Board)



Hynix 8G



Title **Audio (HP/SPK/MIC Jack)**

Size A3 Document Number **Hellcat 13" TGL** Rev **A00**

Date: Wednesday, August 05, 2020 Sheet 29 of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Hellcat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 30 of	105

5

4

3

2

1

Main Func = LAN

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LAN(RSV)		
-------	-----------------	--	--


Size A4	Document Number Hellcat 13" TGL	Rev A00
------------	---	-------------------

Date: Wednesday, August 05, 2020	Sheet 31 of 105
----------------------------------	-----------------

Main Func = LAN

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45&Transformer(RSV)

Size

A3

Document Number

Helcat 13" TGL

Date: Wednesday, August 05, 2020

Rev

A00

Sheet 32 of 105

Main Func = Card Reader

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader_RTL5170(RSV)

Size
A4

Document Number

Hellcat 13" TGL

Rev
A00


Date: Wednesday, August 05, 2020

Sheet 33 of 105

Main Func = USB2.0

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB 2.0 CONN)

Size

Document Number

Rev

Helicat 13" TGL

A00


Date: Wednesday, August 05, 2020

Sheet 34 of 105

1

(Blanking)

Hynix 8G



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (USB3.0 Conn)

Size

Document Number

Rev


Date: Wednesday, August 05, 2020

Sheet 35 of 106

A00

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB Charger)

Size
A3

Document Number
Helicat 13" TGL


Date: Wednesday, August 05, 2020

Rev
A00

Sheet 36 of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A4	Helcat 13" TGL		A00
Date: Wednesday, August 05, 2020		Sheet 37 of	105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A4	<i>Hellcat 13" TGL</i>		<i>A00</i>
Date: Wednesday, August 05, 2020		Sheet 38 of	105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(RSVD)

Size
A3

Document Number
Hellcat 13" TGL


Rev
A00

Date: Wednesday, August 05, 2020

Sheet 39 of 105

V-tree_VCCIO

<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title Sequence (V-Tree)			
Size A3	Document Number Hellcat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 41	of 105


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (RSVD)			
Size A4	Document Number Helicat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 42 of	105

Main Func = ADT Input

24.44 HW_ACAVIN_NB <<<—
24 PS_ID <<<—
17.44 AC_IN <<<—
24.44 AC_DIS <<<—
24.44 PRAT_CHG_SMBCLK <<<—
24.44 PRAT_CHG_SMBDAT <<<—
24.44 PRAT_PRESM <<<—






Move S2 MOSFET and control logic SCH to page 44

Follow Hellcat15 Upsell TGL

Main Func = M-BAT Input

Batt Connector



ISL9538H For Charger

OFFPAGE









TABLE 22. PROG PIN PROGRAMMING OPTIONS

PROG-AND- REFERENCE (M)				DEFINITE BUTTERFLY FREQUENCY	Automatic changing	DEFINITE BUTTERFLY R(M)
MIN	MAX	CELL	DEF			
0	1			7330Hz	No	0.476
8.45				7330Hz	No	1.5
14.7				1MHz	No	0.476
25.0				7330Hz	No	0.476
28.0				7330Hz	Yes	0.476
26.7				7330Hz	Yes	1.5
42.2		2		7330Hz	Yes	1.5
52.3				7330Hz	Yes	0.476
62.9				1MHz	No	0.476
73.5				1MHz	No	1.5
82.5				7330Hz	No	1.5
91.1				7330Hz	No	0.476
108		3		7330Hz	No	0.476
127				7330Hz	No	1.5
147				1MHz	No	1.5
162				1MHz	No	0.476
177				7330Hz	Yes	0.476
208				7330Hz	Yes	1.5
228			4	7330Hz	Yes	1.5
233				7330Hz	Yes	0.476
257				1MHz	No	0.476
281				1MHz	No	1.5
287				7330Hz	No	0.476
349				1MHz	No	0.476
368		1		7330Hz	No	0.476




SSID = PWR.Plane.Regulator_5V

OFFPAGE-Signal




OFFPAGE-GAP

SY8288C For 5V




SSID = PWR.Plane.Regulator_3D3V

OFFPAGE-Signal



OFFPAGE-GAP

TPS51393 For 3D3V



DVT2 remove FPR S5 SSO

RD UMAYDIS 28V1

DELL Wistron Corporation
21F, 8th, Sec 1, Hsin Tai Wu Rd, Taipei, Taiwan 100, R.O.C.

POWER (SY8286_5V/3D3V)

Helicat 13" TGL

DATE: Wednesday, August 05, 2003

Sheet 45 of 108

Size A2	Document Number Hellicat 13" TGL	Rev A000
Date: Wednesday, August 05, 2020	Sheet 46 of 105	







Main Func = VCCIN

OFFPAGE

PWR_VCORE_UGATE1>> PWR_VCORE_UGATE1
PWR_VCORE_PHASE1>> PWR_VCORE_PHASE1
PWR_VCORE_LGATE1>> PWR_VCORE_LGATE1

PWR_VCORE_UGATE2>> PWR_VCORE_UGATE2
PWR_VCORE_PHASE2>> PWR_VCORE_PHASE2
PWR_VCORE_LGATE2>> PWR_VCORE_LGATE2



PWR_VCORE_ISEN2<< PWR_VCORE_ISEN2
PWR_VCORE_ISEN1<< PWR_VCORE_ISEN1
PWR_VCORE_ISUMP<< PWR_VCORE_ISUMP
PWR_VCORE_ISUMN<< PWR_VCORE_ISUMN



Cyntec 6.8mmx7.6mmx3.0mm
DCR: 0.9m ohm +/-7%
Idc : 38A , Isat : 45A

20191203 (EVT)
High limit change, follow HCAT13 CML
Confirmed with power team.

PL4701
COIL-D15UH-3-GP
068.R1510.2091
2nd = 068.R1510.2111



PWR_VCORE_ISEN2

TGL_U42 28W
Performance
TDC=38A
ICCMAX=62A


VCCIN



Cyntec 6.8mmx7.6mmx3.0mm
DCR: 0.9m ohm +/-7%
Idc : 38A , Isat : 45A

20191203 (EVT)
High limit change, follow HCAT13 CML
Confirmed with power team.


PL4702
COIL-D15UH-3-GP
068.R1510.2091
2nd = 068.R1510.2111



PWR_VCORE_ISEN1

Main Func = CPU_CORE

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER (IMVP9_RESERVE)

Size

A3

Document Number


Helicat 13" TGL

Date: Wednesday, August 05, 2020

Sheet 48 of 105

Rev

A00



<Core Design>



Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			POWER (RSVD)		
Size	Document Number				Rev
A	Helcat 13" TGL				A00
Date: Wednesday, August 05, 2020		Sheet	49	of	105





Main Func = VCCIN_AUX

OFFPAGE

VID





VCCIN_AUX_SENSE



TGL_U42 28W
Performance
TDC=16A
ICCMAX=32A


40 PWR_VDDQ_PG //



Title			
POWER (TPS51487X_VDDQVTT)			
Size	Document Number	Rev	
Custom	Helicat 13" TGL	A00	
Date:	Wednesday, August 05, 2020	Sheet	51 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsiohih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power (RSVD)

Size
B

Document Number
Helicat 13" TGL


Rev
A00

Date: Wednesday, August 05, 2020




Sheet 52 of 105

Main Func = 1D8V/1D2V

OFFPAGE



OFFPAGE_GAP



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehhih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **POWER (RT5797_1D8V_S5)**

Size B Document Number **Helicat 13" TGL** Rev **A00**

Date: Wednesday, August 05, 2020 Sheet 53 of 105


OFFPAGE

PH on EE Side






VID1 VNN OUTPUT VOLTAGE		
1	0.78 V	
0	1.05 V	


VID2 V1P05 OUTPUT VOLTAGE		
1	0.96 V	
0	1.05 V	




OFFPAGE-GAP




eDP Panel





Sensor/TOUCH PANEL/IR Camera



JEDT 13 height limite change package 2018/08/02 modify




Follow Hellcat 13 CML




LCD BIST for G10 (Was test only for G9)


Follow Hellcat 13 CML



Hinge up cable protection



INVERTER POWER




IR LED POWER




Starload height limite change to 0603 package 2015/09/24 modify

SENSOR POWER



TOUCH PANEL POWER




CAMERA POWER



MIC POWER





<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Display (CRT/IR Camera)

Size

A2

Document Number

Helicat 13" TGL

Rev


A00

Date: Wednesday, August 05, 2020





Sheet 66 of 106

Main Func = HDMI







4 HDMI_DDI_TX_N0
4 HDMI_DDI_TX_P0
4 HDMI_DDI_TX_N1
4 HDMI_DDI_TX_P1
4 HDMI_DDI_TX_N2
4 HDMI_DDI_TX_P2
4 CPU_DISP_HPDB
4 CPU_DPB_CTRL_CLK
4 CPU_DPB_CTRL_DATA



Follow Hellcat15 Upsell TGL




IC coupling enable: Internal pull up, 3.3V 1/5.
IC coupling input.
Receiver equalization settings: Internal pull up, 3.3V 1/5.
IC Compensation for channel loss up to 100.
IC Default, Compensation for channel loss up to 100.
IC Compensation for channel loss up to 100.
Output pre-emphasis settings: Internal pull up, 3.3V 1/5.
IC Pre-emphasis +2.5dB.
IC Alternative, no pre-emphasis, 0dB-5dB, 5dB-10dB.
IC Slave Address settings: Internal pull down, 3.3V 1/5.
IC Default, Slave address 0x00-0x0F.
IC Alternative, no slave address, 0x00-0x0F, 0x00-0x0F.
HDMI_ID enable: Internal pull down, 3.3V 1/5.
IC Default, HDMI_ID enable.
IC HDMI_ID disable.




20200406 (DVT2)
Change CMC for SIV test

20200505 (DVT2)
Remove ED5703 for layout impact after add level-shift
Confirmed with EMI team OK



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Taipei Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

Custom

Date: Wednesday, August 05, 2020

Sheet 58 of 105

Rev **A00**

(Blanking)

(Blanking)

<Core Design>

DELL

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Neichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SATA IF HDD/ODD

Size
A2

Document Number
Helicat 13'' TGL


Date: Wednesday, August 06, 2020

Sheet 60 of 106

Rev.
A00

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number
Hellcat 13" TGL

Rev
A00

Date: Wednesday, August 05, 2020Sheet 62 of 105





Table 13-12. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2 / SATA	PCI Express® Gen 3 / SATA
Processor Rx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rr	None	None	10 nF ²	None	None ³

Notes:

- 1. Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- 2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitor supported by motherboard. This option supports all SATA devices. However, the Rx I/O capacitor can be removed if DC coupled ODDs are used.
- 3. Design Constraint: For PCIe® Gen 2 / SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- 4. Design Constraint: For PCIe® Gen 3 / SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

The following table summarizes the design guidelines in Chapter 3, "General Differential Signals Design Guidelines," along with the additional guidelines in this section for all design optimization guidelines.

Design Constraints: The following table summarizes the design constraints for **PCIe® Gen 2 devices** or **PCIe® Gen 3 devices**, follow the PCIe® Gen 3 / SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Follow Hellcat15 Upsell TGL




Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

18	1:10	1:10	1:10
19	1:10	1:10	1:10
20	1:10	1:10	1:10
21	1:10	1:10	1:10
22	1:10	1:10	1:10
23	1:10	1:10	1:10
24	1:10	1:10	1:10
25	1:10	1:10	1:10
26	1:10	1:10	1:10
27	1:10	1:10	1:10
28	1:10	1:10	1:10
29	1:10	1:10	1:10
30	1:10	1:10	1:10
31	1:10	1:10	1:10
32	1:10	1:10	1:10
33	1:10	1:10	1:10
34	1:10	1:10	1:10
35	1:10	1:10	1:10
36	1:10	1:10	1:10
37	1:10	1:10	1:10
38	1:10	1:10	1:10
39	1:10	1:10	1:10
40	1:10	1:10	1:10
41	1:10	1:10	1:10
42	1:10	1:10	1:10
43	1:10	1:10	1:10
44	1:10	1:10	1:10
45	1:10	1:10	1:10
46	1:10	1:10	1:10
47	1:10	1:10	1:10
48	1:10	1:10	1:10
49	1:10	1:10	1:10
50	1:10	1:10	1:10
51	1:10	1:10	1:10
52	1:10	1:10	1:10
53	1:10	1:10	1:10
54	1:10	1:10	1:10
55	1:10	1:10	1:10
56	1:10	1:10	1:10
57	1:10	1:10	1:10
58	1:10	1:10	1:10
59	1:10	1:10	1:10
60	1:10	1:10	1:10
61	1:10	1:10	1:10
62	1:10	1:10	1:10
63	1:10	1:10	1:10
64	1:10	1:10	1:10
65	1:10	1:10	1:10
66	1:10	1:10	1:10
67	1:10	1:10	1:10
68	1:10	1:10	1:10
69	1:10	1:10	1:10
70	1:10	1:10	1:10
71	1:10	1:10	1:10
72	1:10	1:10	1:10
73	1:10	1:10	1:10
74	1:10	1:10	1:10
75	1:10	1:10	1:10
76	1:10	1:10	1:10
77	1:10	1:10	1:10
78	1:10	1:10	1:10
79	1:10	1:10	1:10
80	1:10	1:10	1:10
81	1:10	1:10	1:10
82	1:10	1:10	1:10
83	1:10	1:10	1:10
84	1:10	1:10	1:10
85	1:10	1:10	1:10
86	1:10	1:10	1:10
87	1:10	1:10	1:10
88	1:10	1:10	1:10
89	1:10	1:10	1:10
90	1:10	1:10	1:10
91	1:10	1:10	1:10
92	1:10	1:10	1:10
93	1:10	1:10	1:10
94	1:10	1:10	1:10
95	1:10	1:10	1:10
96	1:10	1:10	1:10
97	1:10	1:10	1:10
98	1:10	1:10	1:10
99	1:10	1:10	1:10
100	1:10	1:10	1:10

<Core Design>



Main Func = Power BTN


Follow Hellcat 13 CML

Battery LED1 (AMBER_LED)
Low active from KBC GPIO


24 CHG_AMBER_LED# >>>=
24 BATT_WHITE_LED# >>>=

18 SATA_LED# >>>=
63 M2_PCIE_LED# >>>=

24 MASK_SATA_LED# >>>=
17,24 PCH_RSMRST# >>>=
24,66,92 KBC_PWRBTN# >>>=
24,44 HW_ACAV_IN >>>=
24 M_BIST >>>=




Battery LED2 (WHITE_LED)
Low active from KBC GPIO




Follow Hellcat 13 CML

M-BIST for G10 (Proposed schematic)

需確認 Follow Hellcat 13 CML




M-BIST(Mainboard Built-In Self Test)Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by


Hymix BG		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title LED / Button / Power Button			
Size Custom	Document Number	Rev A00	
Helical 13" TGL			
Date:	Wednesday, August 05, 2020	Sheet 64 of	106

Main Func = Keyboard Follow Hellcat15 Upsell TGL


AFTP TESTPOINT



KB Backlight Power Consumption: 285mA max.





CAP LED Control LOW active from KBC GPIO




Main Func = TPAD Follow Hellcat15 Upsell TGL


EC I2C
CPU I2C



Need to check if it is Active High or Active Low and check if there is PH on TPAD side.






AFTP TESTPOINT



Pin number	Pin name
1	VDD
2	DAT(I2C)
3	CLK(I2C)
4	GND
5	ATIN
6	GPIO
7	DAT(FS2)
8	CLK(FS2)

Main Func = HALL SENSOR

Follow Hellcat 13 CML



Hynix 8G



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Hellcat 13" TGL

Rev
A00



Date: Wednesday, August 05, 2020

Sheet	67	of	106
-------	----	----	-----


106

Main Func = Debug


Follow Hellcat15 Upsell TGL



Debug Connector




Firmware SW



	A	B
ME_FWP	Low	High
	Normal Operation (Default)	Override

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector


Size A4 Document Number **Hellcat 13" TGL** Rev **A00**

Date: Wednesday, August 05, 2020 Sheet 68 of 105

Main FUNC = GMR

Move to IO Board

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Helicat 13" TGL	Rev A00
------------	---	-------------------

Date: Wednesday, August 05, 2020	Sheet 69 of 105
----------------------------------	-----------------






Hynix 83		
		
Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A2	Document Number Heilcat 13" TGL	Rev A00
Date: Wednesday, August 05, 2020		
Sheet 70 of 108		



HP team on applying, only murata have sample can meet Intel request

220nF AC cap must be placed on RX lines close to SOC side




4,12







	WPN	DPN
TBT	071.00TBT.0F0U	M11GX
NON_TBT	071.00TBT.0D0U	7DYVG






Main Func = TypeC



Follow Hellcat15 Upsell TGL







Notes
CCG6DF device's I2C address is determined by SWD_CLK pin.
1K resistors not populated = I2C address 0x08 (default)
1K resistor connected to GND = I2C address 0x40
1K resistor connected to VDD0 = I2C address 0x42



Dell TGL Platform MOD_ID Options				
MUX	MOD_ID1	MOD_ID2	Description	
BB8040R	L0	N/A	TBT Configuration w/BB Retimer	
BB8010R	L2	N/A	non-TBT Configuration w/BB Retimer	
TUSB546/1046	L6	L0	TUSB546 Equalizer config #1	
TUSB546/1046	L6	L1 - L3	Reserved for TUSB546 Equalizer config #2,3,4 reserved	



	CCG6 ID	R7216	R7218	計算値	理論値
0/8	L0	DY	64.10035.6DL (100K)	0	0
1/8	L1	064.71535.06D1 (715K)	64.10035.6DL (100K)	0.123	0.125
2/8	L2	64.30035.6DL (300K)	64.10035.6DL (100K)	0.25	0.25
3/8	L3	64.20035.6DL (200K)	64.12035.6DL (120K)	0.375	0.375
4/8	L4	64.10035.6DL (100K)	64.10035.6DL (100K)	0.5	0.5
5/8	L5	64.10035.6DL (100K)	64.20035.6DL (200K)	0.625	0.625
6/8	L6	64.22035.6DL (220K)	64.59035.6DL (590K)	0.728	0.75
7/8	L7	64.10035.6DL (100K)	064.71535.06D1 (715K)	0.877	0.875

Figure 87. SMBus / SMIlink Connectivity for USB Type-C PD Controller




Main Func = TypeC


USB1




Follow Hellcat15 Upsell TGL




20191216 (EVT)
Layout swap request



20200508 (DVT2)
Change to common part
Follow Hellcat TGL series



20191212 (EVT)
Follow Nakia N7
Follow Intel CRB



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
EXT IO (Thunderbolt(3/3)/Type C Conn)


Size A3 Document Number
Hellcat 13" TGL

Date: Wednesday, August 05, 2020 Sheet 73 of 105

Rev
A00


24 TYPEC_DCIN1_EN# >>>—

Default: High
Active : Low
R013 Shauchi



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Helicat 13" TGL


Date: Wednesday, August 05, 2020

Rev
A00

Sheet 75 of 105

Main Func = dGPU

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU(1/5)PEG

Size
A3

Document Number
Helicat 13" TGL

Date: Wednesday, August 05, 2020

Rev
A00

Sheet 76 of 105

(Blanking)

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge	24x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDDQ	16 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0603)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute	5x 10 μ F (0603)

Layout Note: Place as pic..

PMR_VDDQ


PMR_VDDQ_1D8V

PMR_VDDQ

For 4PCS RAM place


Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge	24x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDDQ	4 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute	5x 10 μ F (0603)

Layout Note:Place as pic..



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Hellcat 13" TGL		A00
Date:	Wednesday, August 05, 2020		Sheet 83 of 105




<Core Design>

		Wistron Corporation <small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title GPU-VRAM7,8 (4/4)			
Size A3	Document Number Helicat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020	Sheet	84	of 105

OFFPAGE

<Core Design>

		Wistron Corporation 2/F, 88, Sec. 1, Hsin-Tai Wu Rd., Hsueh-shan, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Size Custom	Document Number Hellcat 13" TGL	Rev A00	
Date: Wednesday, August 05, 2020	Sheet 85	of 105	

Main Func = dGPU

OFFPAGE_GAP

OFFPAGE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		POWER (TPS51487X_VDDQ)	
Size	Document Number	Rev	
Custom	Helicat 13" TGL	A00	
Date: Wednesday, August 05, 2020		Sheet 86	of 105

Main Func = VCCSTDG1

OFFPAGE

OFFPAGE_GAP

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

POWER (1D05V_VCCST_GPU)

Size

A3

Document Number

Helicat 13" TGL

Rev

A00



Date: Wednesday, August 05, 2020

Sheet 87 of 105

Main Func = dGPU


34.4YW18.001

SB 0129 just footprint




SSID = EMI





Mind the voltage rating of the caps.



SSID = RF




20191203(EVT)
Reserve for RF
Follow Nakia Shuri N7



(Blanking)

Hynix 8G




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Helicat 13" TGL	A00

Date:	Wednesday, August 05, 2020	Sheet	90	of	106
-------	----------------------------	-------	----	----	-----



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (TPM)			
Size A4	Document Number Helcat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 91 of	105


Main Func = FPR

FBR(Botton side finger Print Sensor)



RO13_CFLU
PWFPF_SSO: GOODIX module
PWFPF_NON_SSO: ELAN module(R9211 R9214 R9217)

Follow Hellcat 13 CML

- 16 FP1_USB20_N <<>>
- 16 FP1_USB20_P <<>>
- 24 FPR_SCAN# >>>
- 17,40 SIO_SLP_S4# >>>
- 24,64,66 KBC_PWRBTN# >>>
- 0,24,67 LID_CL_SIO# >>>



	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0




GF5288WN1+GF128A+GM168 Module design

Pin Definition

CN PIN MAP	
PIN NO.	INFO
1	VCC-3.3V
2	Power button
3	USB_N
4	USB_P
5	GND
6	LID closed
7	GPIO_key shielding
8	GND(ID pin)

Hynix 8G

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
(Reserved)Finger Print

Size
A3

Document Number
Hellcat 13" TGL

Rev
A00

Date: Wednesday, August 05, 2020Sheet 92 of 106



<Core Design>



Wistron Corporation

21F, 88, Sec. 1, Hsien Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserved)

Size	Document Number	Rev
A2	Helicat 13" TGL	A00
Date: Wednesday, August 05, 2020		Sheet 93 of 105

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserved)

Size	Document Number	Rev
A3	Helicat 13" TGL	A00

Date: Wednesday, August 05, 2020	Sheet 94 of 105
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Helicat 13" TGL

Date:

Wednesday, August 05, 2020

Sheet

95

of


105

Rev

A00


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Hellcat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 96 of	105

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LVDS Switch			
Size A4	Document Number Hellcat 13" TGL		Rev A00
Date: Wednesday, August 05, 2020		Sheet 97 of	105

Main Func = Firmware SW

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch


Size
A3

Document Number

Rev
A00

Date: Wednesday, August 05, 2020

Sheet 98 of 105




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Debug (XDP/HDT conn)			
Size	Document Number		Rev
A3	Helicat 13" TGL		A00
Date:	Wednesday, August 05, 2020		
		Sheet	99 of 105

5	4	3	2	1
---	---	---	---	---

A vertical number line with four points labeled A, B, C, and D from bottom to top. An arrow points from point C to point B.

[illegible]


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change History</i>			
Size	Document Number	Rev	
A3	Helicat 13" TGL	A00	
Date:	Wednesday, August 05, 2020	Sheet	101 of 105

TBD

TBD

TBD

Thermal Block Diagram



Audio Block Diagram

